

A High Performance 3D Graphics Rasterizer with Effective Memory Structure

Woo-Chan Park, Kil-Whan Lee, Seung-Gi Lee, Moon-Hee Choi, Won-Jong Lee, Cheol-Ho Jeong, Byung-Uck Kim, Woo-Nam Jung, Il-San Kim, Won-Ho Chun, Won-Suk Kim, Tack-Don Han, Moon-Key Lee, Sung-Bong Yang, and Shin-Dug Kim

Media System Lab. Yonsei University Seoul, Korea

E-mail: kiwh@kurene.yonsei.ac.kr



Outline

- Introduction
- David Simulator
- ☐ High Performance 3D Graphics Rasterizer with Effective Memory Structure (David Rasterizer)
- Performance Analysis
- Conclusions



Introduction



NRL Project

Yearly Research Plan

Title

The Design of High Performance
3D Graphics Accelerator for
Realistic Image

Properties

- Institution for bringing up an excellent lab. with a core technology
- A Government-initiated Project

Necessities

- Leadership of an advanced research area
- Synergy effect through research interchanges

Basic Environment & Research

- ✓ Study Simulation Environment
- **✓ 3D GA Simulator development**
- **✓** Survey of Related Works

Technology Prevalent 3D Graphic Accelerator

- **✓ Propose an Effective Architecture**
- **✓ Performance Evaluation**
- **✓ IP Co-Development**

High Performance 3D Graphic Accelerator

- ✓ High Performance Architecture
- ✓ Building international core IP
- ✓ Implementation of Prototype System
- **✓** Parallel Rendering Architecture

Technology Prevalent 15million textured polygons)

1st Year

2nd Year

High Performance (25million textured polygons)

3rd Year

5th Year

The Design of A High Performance 3D Graphics Accelerator for Realistic Image & Building Core IPs

Technology Prevalent 3D Graphics Accelerator

High Performance 3D Graphics Accelerator

Architecture Research

- Geometry Processing Unit, Rendering Unit
- Realization Mapping Unit
- P-M Architecture, Memory Architecture for 3D GA
- Cache & Memory Hierarchy
- Parallel 3D Rendering System

Design

• Execution Model(VLIW, SIMD, RISC etc.), Control & Interface

Research

• Appliance to other system library by implementing VHDL

SW

• API & Rendering Algorithm

Research

• Geometry Compression / Modeling

Verification


• Construction of Simulation Environment & Verification by Simulation

/Integration

Prototype System



Current Research Work







David Simulator



David Simulator Simulation Work Flow



David Rasterizer Block Diagram



Frame Buffer/ Texture Memory / Bump Map / Env

High Performance 3D Graphics Rasterizer with Effective Memory Structure (David Rasterizer)




Architectural features of David rasterizer


- Performing z-test pipeline before TBE(Texture, Bump, and Environment) mapping completion
 - Saving memory bandwidth
 - Solve the incosistency problem with tagging scheme for pixel cache
- Texture cache sharing with BE(Bump and Environment) mapping
 - Efficient structure



Rasterizer model: Neon, \$3




David Rasterizer



Architecture Comparison

	Neon	S3	David
When is texture mapping performed?	before Z test	after Z test	after Z test
OpenGL semantics for perfectly transparent texture	Support	Not support	Support
Advantages	• Support OpenGL semantics	• No wasting bandwidth → No fetching texture data that are obscured	 Simple scheme No wasting bandwidth → No fetching texture data that are obscured Support OpenGL semantics
Disadvantages	• Wasting bandwidth	• Unable to support OpenGL semantics	 • Wide separation → Inconsistency problem → Solve it using additional flag bits in a pixel cache

Texture Cache Sharing




	Current Architecture	David Architecture
Mapping Hardware	Independent H/W	Shared H/W → Reduce H/W cost (about 30%)
Features	BE Mapping : DRAM Access	BE Mapping : Cache Access Remove Pipeline Stalls due to DRAM Access
Cache Size	Same	Same
# of Read Port in Cache	2	2
Throughput	1 Cycle	Texture Mapping: 1 Cycle BE Mapping: 2 Cycles (infrequent operations)



Performance Analysis



Environments for Performance Evaluation






Model Data

SPECviewperf




ProCDRS



Lightscape





Blocks




Flarge





Bandwidth Saving in Texture Data(ProCDRS)



Frame Number

Depth Complexity Bandwidth Saving


Average

2.22

21.55%



Bandwidth Saving in Texture Data(Light)



Frame Number


Depth Complexity Bandwidth Saving

Average 2.31 29.16%



Bandwidth Saving in Texture Data(Blocks)

→ Depth Complexity → Bandwidth Saving



Frame Number


Depth Complexity Bandwidth Saving

Average 1.43 4.76%



Bandwidth Saving in Texture Data(Flarge)

→ Depth Complexity → Bandwidth Saving



Frame Number

Average Depth Complexity Bandwidth Saving 4.93%



Conclusions



Conclusions

- Simulation Environment (David Simulator)
 - Evaluation for 3D graphics accelerator architecture
 - Performance comparison
- David Architecture
 - Performing z-test before TBE mapping completion
 - 5%~29% bandwidth savings for texture data in Scenes with 1~3 depth complexity
 - As the depth complexity grows, the amount of bandwidth savings become large
 - Recently, a 3D graphic application shows high depth complexity
 - Texture cache sharing with BE mapping
 - Hardware saving from sharing and hardware reduction for BE mappings

